
‘RISC-V is Inevitable.’ Foundation Chairman Touts the Growingly Advantageous Position of the Open ISA
$3,000.00
Authors: Thomas Sorensen and Earl Joseph
Publication Date: December 2022
Length: 5 pages
During the recent SC22 event in Dallas, Texas, RISC-V Foundation Chairman Professor Krste
Asanović from the EECS Department at UC, Berkeley gave a presentation detailing the technological and market position of RISC-V and its potential to become a leading ISA, supplanting the slate of proprietary ISAs that currently dominate the sector. According to Asanović, it is only a matter of time before the RISC-V instruction set architecture claims its rightful place in the HPC stack among other industry standards like Ethernet, Posix, or SQL.
Related Products
Projected Major Near Exascale and Exascale Roll Outs and Revenues 2020-2025
Earl Joseph, Steve Conway and Bob Sorensen
Countries around the world are developing plans for the next generation of large supercomputers, with investments that exceed $300 million per system in many cases. This Quick Take provides Hyperion Research's estimate of schedules of installations and prices of accepted near-exascale and exascale supercomputers around the world.
June 2019 | Quick Take
RIKEN Supercomputer Is Number One in the World on the Demanding HPCG Benchmark Test
Alex Larzelere, Bob Sorensen, Earl Joseph, Steve Conway and Alex Norton
At SC17 in Denver, the Japanese RIKEN K computer emerged for the third straight time as the world's most powerful supercomputer based on the High Performance Conjugate Gradient (HPCG) benchmark list. Although China's Tianhe-2 supercomputer has been widely seen as number one in the world based on its LINPAC rating, the HPCG test that the K computer excelled on may be more representative of the range of real-world HPC problems encounter by users. Riken's K computer has been either number one or two since the HPCG list came out in 2014.
June 2018 | Quick Take

