Hyperion Research LogoHyperion Research Logo_StickyHyperion Research LogoHyperion Research Logo
  • Home
  • Services
    • Traditional and Emerging HPC
    • HPC User Forum
    • Worldwide High Performance Technical Server QView
    • Worldwide HPC Server, Verticals and Countries Forecast Database
    • High Performance Data Analysis-Artificial Intelligence (HPDA-AI)
    • Cloud Computing Program
    • Quantum Computing Continuing Information Service
    • High-Performance Computing Pathfinders
    • HPC End-User Multi-Client Study 2022
  • Team
  • Sample Projects
    • Research Plan
    • List of Recent Reports
    • HPC Market Update during ISC22
    • Taxonomy
      • HPDA-AI Taxonomy
      • HPC Server Tracking and Application Workload Segments
      • Traditional HPC and AI-HPDA Subverticals
      • HPC Enabled AI Use Cases
    • NERSC Update, May 2021 HPC User Forum
    • Cloud Computing Changing HPC Spending
    • NASA Bespoke HPC Study
    • ROI with HPC
    • Interview Series
    • Cloud Application Assessment Tool
    • U.S. HPC Centers of Activity
    • MCS Server Highlights 2021
    • QC User Study 2021
    • HPC Storage Review 2021 First Half Yr
    • Hyperion Research Sponsored Tech Spotlight AMD-Supermicro
  • Events
  • Careers
  • Contact
0

$0.00

LOGIN
✕
  • Home
  • Uncategorized
  • World’s First Data Center APU Stood Up in AMD Laboratory
Awaiting product image

World’s First Data Center APU Stood Up in AMD Laboratory

$1,500.00

Authors: Tom Sorensen and Alex Norton

Publication Date: December 2022

Length: 1 pages

Category: Uncategorized
Share
Description

During the recent Wells Fargo 2022 TMT Summit, Mark Papermaster, CTO of AMD, reported that the Instinct MI300 accelerated processing unit (APU) is, as of early December 2022, up and running. Currently confined to their in-house lab, the Instinct MI300 will be used in the exascale supercomputer currently in development at Lawrence Livermore National Laboratory, El Capitan, scheduled to be delivered in 2024. Described by Papermaster as a “true datacenter APU,” AMD expects general availability of the processor in 2023. This multi-chiplet processor makes use of both AMD’s Zen 4 (x86) CPU architecture and CDNA 3, AMD’s GPU architecture, designed specifically with exascale computing in mind, and will be produced by Taiwan’s TSCM at the 5nm process node. Papermaster sees this development as an important way to continue introducing greater density and optimization into components now that the sector is no longer in the era of the “old Moore’s Law.”

Related Products

    EU Commits Over €100 Million to Deploy Six Quantum Computers in 2023

    Bob Sorensen & Tom Sorensen

    The European High-Performance Computing Joint Undertaking (EuroHPC JU) recently announced the selection of six sites to host what could be the first major round of EU government-sponsored quantum computer (QC) procurements. The new QC systems will be integrated into leading EU-based HPC sites including the IT4Innovations National Supercomputing Centre in Czechia, the Barcelona Supercomputer Center in Spain, and Cineca in Italy, as well as key HPC sites in France, Germany, and Poland. The QC systems will be networked to support EU-wide access by academic, commercial and government research facilities. Half of the 2023 €100 million procurement budget will come from the EU and the remainder from the 17 countries participating in the EuroHPC JU. The QC hardware and software for this effort will draw exclusively on EU technology developed under EU-funded quantum initiatives, related national programs, and private investments.

    December 2022 | Uncategorized

    €270 Million Pinned for RISC-V Based European HPC Ecosystem

    Tom Sorensen & Bob Sorense

    In a signed agreement published in December of 2022, the EuroHPC Joint Undertaking (EuroHPC JU) called for proposals to fund a €270M effort to develop a European HPC infrastructure built on the RISC-V open ecosystem. The effort also includes fostering an overall open-source RISC-V community, code porting capabilities, and the development of chiplets based on the RISC-V open instruction set architecture (ISA). RISC-V stands apart from other ISAs as an open-standard that is free to license and has no IP requirements. RISC-V currently has a few offerings in the base product but has clear potential in meeting flexibility and customizability needs over proprietary chip counterparts.

    1 2023 | Uncategorized

Have any questions?

365 Summit Ave.
St. Paul MN 55102, USA.

info@hyperionres.com

© 2021 Hyperion Research. All Rights Reserved | Privacy Policy | Website Terms of Use
LOGIN
0

$0.00

✕

Login

Lost your password?