
‘RISC-V is Inevitable.’ Foundation Chairman Touts the Growingly Advantageous Position of the Open ISA
$3,000.00
Authors: Thomas Sorensen and Earl Joseph
Publication Date: December 2022
Length: 5 pages
During the recent SC22 event in Dallas, Texas, RISC-V Foundation Chairman Professor Krste
Asanović from the EECS Department at UC, Berkeley gave a presentation detailing the technological and market position of RISC-V and its potential to become a leading ISA, supplanting the slate of proprietary ISAs that currently dominate the sector. According to Asanović, it is only a matter of time before the RISC-V instruction set architecture claims its rightful place in the HPC stack among other industry standards like Ethernet, Posix, or SQL.
Related Products
Projected Major Near Exascale and Exascale Roll Outs and Revenues 2020-2025
Earl Joseph, Steve Conway and Bob Sorensen
Countries around the world are developing plans for the next generation of large supercomputers, with investments that exceed $300 million per system in many cases. This Quick Take provides Hyperion Research's estimate of schedules of installations and prices of accepted near-exascale and exascale supercomputers around the world.
June 2019 | Quick Take
An Accelerator View of the 2018 HPC Server Market
Alex Norton
Hyperion Research recently closed the books on the 2018 year for the high performance computing market in our market tracking database, the QView. 2018 was another high growth year, with the server market reaching $13.7 billion, and the total market (servers, storage, software and technical support services) totaling more than $27.6 billion. The market has continued to grow at a steady rate of around 6% for the past 5 years.
May 2019 | Quick Take