European Processor Initiative Milestone: Release of Processor Test Chip for Fabrication
$1,500.00
Authors: Bob Sorensen and Earl Joseph
Publication Date: 6 2021
Length: 1 pages
The European Processor Initiative (EPI) recently announced that it had released its European Processors Accelerator Chip (EPAC1.0) test chip design to a semiconductor maker for fabrication. The chip consists of multiple accelerator options including a vector processing unit, a stencil and tensor accelerator, and a variable precision processor, along with supporting RISC-V cores and memory access hardware. The 25 mm2 chip will be manufactured by US-based semiconductor maker Global Foundries using their low-voltage, low-power, 22 nanometer, 22FDX process platform.
Related Products
German Commercial Consortium Moves to Bolster Quantum Computing Industrial Use
Bob Sorensen, Earl Joseph
Ten leading German corporations recently stood up the Quantum Technology and Applications Consortium (QUTAC) to explore and promote the commercial application of quantum computing (QC) targeted for the German industrial base as a way to ensure German competitive advantage across a broad array of industries. The effort spans industrial sectors and founding members that include automotive manufacturing (Bosch, BMW, and Volkswagen), chemical and pharmaceutical (BASF, Boehringer Ingelheim, and Merck), insurance (Munich Re) and technology (Infineon, SAP, and Siemens). AIRBUS is participating as an external contributor.
8 202021 | HYP_Link
New Error Correction Scheme Seeks to Advance Quantum Computing Capabilities
Bob Sorensen, Tom Sorensen
Researchers at the US-based Lawrence Berkeley National Lab (LBNL) recently reported a new approach to error mitigation in a quantum computer (QC) that targets error-producing noise, a ubiquitous problem that can severely limit the performance and utility of existing and near-future quantum computers. The method developed at LBNL consists of taking an initial noisy target circuit and constructing an analogous estimation circuit that is configured specifically for accurate noise characterization. The information gathered from running the estimation circuit is then applied to correct the noise in the original target circuit.
3 202022 | HYP_Link